

1/50

BEST AVAILABLE COPY




FIG. 1

09051263.080798

[illegible]

FIG. 2

3/50




FIG. 3




FIG. 3a

09051263-080798

4/50




FIG. 4




Fig. 5




Fig. 6a

6/50



Branches**Literals****All Others**

FIG. 6

09/051263 "E92T5060"

7/50




FIG. 7

8/50




FIG. 8





FIG. 9


09051263-080798

9/52

Branches



Literals



All Others



FIG. 10




FIG. 11

09051263-080798

10/50




FIG. 12




FIG. 13

0051263-080798




FIG. 14





FIG. 15


09051263.080798

12/52

SMB — Single Memory Bank per Memory Group Mode



MMB — Multiple Memory Bank per Memory Group Mode



Notes

1. Located by bits in msgsm.
2. DRAM—2 bits immediately above the RAS address bits.
SRAM—2 bits located by msbs in misc.
3. SRAM and DRAM.
4. DRAM only, field is zero length in SRAM.
5. Excluded from RAS-cycle determination, except for A31 (see note 7).
6. Included in RAS-cycle determination.
7. Optionally included in RAS-cycle determination.
8. If msgsm is zero, see text.

FIG. 16




FIG. 17

09051263-080798

13/50




FIG. 18

09051263 080798

SECRET



15/50

Register Size				Addr	Mnemonic	Description
31	15	13	10			
				000	ioin	Bit Input Register
				020	ioip	Interrupt Pending Register
				040	iois	Interrupt Under Service Register
				060	ioout	Bit Output Register
				080	ioie	Interrupt Enable Register
				0a0	iodmae	DMA Enable Register
				0c0	vram	VRAM Control Bit Register
				0e0	misca	Miscellaneous A Register
				100	miscb	Miscellaneous B Register
				120	mifaddr	Memory Fault Address Register
				140	mifdata	Memory Fault Data Register
				160	msgsm	Memory System Group Select Mask Register
				180	mgds	Memory Group Device Size Register
				1a0	miscs	Miscellaneous C Register
				1c0	mg0ext	Memory Group 0 Extended Bus Timing Register
				1e0	mg1ext	Memory Group 1 Extended Bus Timing Register
				200	mg2ext	Memory Group 2 Extended Bus Timing Register
				220	mg3ext	Memory Group 3 Extended Bus Timing Register
				240	mg0cas	Memory Group 0 CAS Bus Timing Register
				260	mg1cas	Memory Group 1 CAS Bus Timing Register
				280	mg2cas	Memory Group 2 CAS Bus Timing Register
				2a0	mg3cas	Memory Group 3 CAS Bus Timing Register
				2c0	mg0ras	Memory Group 0 RAS Bus Timing Register
				2e0	mg1ras	Memory Group 1 RAS Bus Timing Register
				300	mg2ras	Memory Group 2 RAS Bus Timing Register
				320	mg3ras	Memory Group 3 RAS Bus Timing Register
				340	io0ext	IO Channel 0 Extended Bus Timing Register
				360	io1ext	IO Channel 1 Extended Bus Timing Register
				380	io2ext	IO Channel 2 Extended Bus Timing Register
				3a0	io3ext	IO Channel 3 Extended Bus Timing Register
				3c0	io4ext	IO Channel 4 Extended Bus Timing Register
				3e0	io5ext	IO Channel 5 Extended Bus Timing Register
				400	io6ext	IO Channel 6 Extended Bus Timing Register
				420	io7ext	IO Channel 7 Extended Bus Timing Register
				440	msra	Memory System Refresh Address Register (WO)
				460	io0del	IO Delay Register (RO)
				480	io0tr	IO Device Transfer Types A Register
				4a0	io0tr	IO Device Transfer Types B Register
				7a0	iodmaez	IO DMA Enable Expiration Register
				7e0	idrcs	Driver Current Register
				7f0	ioreset	IO Reset Register

102

FIG. 20




FIG. 21

16/50


20 ioip Interrupt Pending Register

FIG. 22


40 ioius Interrupt Under Service Register

FIG 23


60 ioout Bit Output Register

FIG. 24

17/50


80 ioie Interrupt Enable Register

FIG. 25


A0 iodmae DMA Enable Register

FIG. 26


C0 vram VRAM Control Bit Register

FIG. 27

18/50


E0 misca Miscellaneous A Register

FIG. 28


100 misob Miscellaneous B Register

FIG. 29

120 mfltaddr Memory Fault Address Register

Register is read-only. Reading mfltaddr after a memory fault releases the data lock on mfltaddr and mfltdata, allowing data to flow into the registers.

FIG. 30


09051263 "080798 86/080" E92T5060

19/50

140 mfltdata Memory Fault Data Register


Register is read-only. Reading mfltaddr after a memory fault releases the data lock on mfltaddr and mfltdata, allowing data to flow into the registers.

FIG. 31

160 msgsm Memory System Group Select Mask Register

Contains zero, one, or two adjacent bits to determine which, if any, of the upper 16 address bits will be decoded to select memory groups.

FIG. 32

180 mgds Memory Group Device Size Register

0x00	64K DRAM	0x04	1M DRAM	0x08	8M DRAM	0x0c	64M DRAM (asym)
0x01	128K DRAM	0x05	2M DRAM	0x09	16M DRAM (asym)	0x0d	64M DRAM
0x02	256K DRAM	0x06	4M DRAM (asym)	0x0a	16M DRAM	0x0e	128M DRAM
0x03	512K DRAM	0x07	4M DRAM	0x0b	32M DRAM	0x0f	SRAM

FIG. 33

09051263-080798

20/50


1A0 misco Miscellaneous C Register

FIG. 34

mgXebt Memory Group 0-3 Extended Bus Timing Registers

1C0 mg0ebt 1E0 mg1ebt 200 mg2ebt 220 mg3ebt




FIG. 35

09051263-080798

21/50

mgXcasbt Memory Group 0-3 CAS Bus Timing Registers

240 mg0casbt 260 mg1casbt 280 mg2casbt 2A0 mg3casbt




FIG. 36

mgXrasbt Memory Group 0-3 RAS Bus Timing Registers

2C0 mg0rasbt 2E0 mg1rasbt 300 mg2rasbt 320 mg3rasbt





FIG. 37

09051263-080798

IoXbtt I/O Channel 0-7 Extended Bus Timing Registers


340 lo0ebt	360 lo1ebt	380 lo2ebt	3A0 lo3ebt
3C0 lo4ebt	3E0 lo5ebt	400 lo6ebt	420 lo7ebt



Mnemonic	Description
ioebtsum	I/O channel extended bus timing sum (0, 1, 2, ..., 31 2X-clock cycles)
ioebtdobe	I/O channel extended bus timing - <u>DOB</u> expansion (0, 1, 2, ..., 15 2X-clock cycles)
ioebtcase	I/O channel extended bus timing - <u>CAS</u> extension (0, 1, 2, 4 2X-clock cycles)

FIG. 38

440.msra Memory System Refresh Address


WRITE ONLY

Mnemonic	Description
msra	memory system RAS refresh addr on AD[24:11]
msrha	memory system refresh high address on AD[30:25]
msra31	memory system refresh address on AD31

FIG. 39

440 Iopdelay: IOP Delay Counter Register

READ ONLY



F16. 40

090115P 0300Z

23/50


480 lodtta I/O Device Transfer Types A Register

FIG. 41


480 lodttb I/O Device Transfer Types B Register

FIG. 42

Reserved Register Addresses

4A0-780

FIG. 43

09051263 080798

24/50


7A0 lodmaex DMA Enable Expiration Register

FIG 44


7C0 drivers Driver Current Register

FIG. 45

7E0 lopreset IOP Reset Register

write reset IOP on any write
 read 0xffff while waiting to reset, zero otherwise

FIG. 46

00051263-00000000

FIG 46a





FIG. 47



† Presence of RAS inactive period depends on system conditions.

09051263-080798

26/50


† Presence of \overline{RAS} inactive period depends on system conditions.

FIG 48

09051263 080798

27/50




FIG. 49

09051263-080798

28/50





FIG. 50

29/50



† Presence of \overline{RAS} inactive period depends on system conditions.

Fig. 51

09051263 030798

30/52




FIG. 52

09051263 "080799

31/50




Fig. 53

32/50




FIG. 54

362080" E92T5060

33/50




FIG. 55

34/50





Fig. 56

09051263.080798

35/50



† Presence of RAS inactive period depends on system conditions.

FIG. 57

09051263 080798

36/50




FIG. 58

09051263-080798

37/50





FIG. 59

09051263-080798


38/50



† Presence of RAS inactive period depends on system conditions.

FIG. 60

39/50




† Presence of RAS inactive period depends on system conditions.

FIG. 61

09051263 "080798

40/50




† Presence of $\overline{AK3}$ inactive period depends on system conditions.

FIG. 62

09051263 "080798




Fig. 63




42/50

FIG. 64



43/50

Fig. 65



14/50




FIG. 66




FIG. 69

09051263.080798

45/50




FIG. 67

09/051263 080788

46/50




FIG. 68

09051263-080798




FIG. 70




FIG. 71

364080" E92T5060

48/50




FIG. 72

09051263 "080798
862080" E92T5060




FIG. 73




FIG. 74




FIG. 75

09/051263 080799

50/50




FIG. 76

09051263-080798

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☒ **BLACK BORDERS**

☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**

☐ **FADED TEXT OR DRAWING**

☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**

☒ **SKEWED/SLANTED IMAGES**

☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**

☐ **GRAY SCALE DOCUMENTS**

☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**

☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**

☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.